| 000 | 00561nam a22002057a 4500 | ||
|---|---|---|---|
| 005 | 20250425145346.0 | ||
| 008 | 250425b |||||||| |||| 00| 0 eng d | ||
| 020 | _a9788177589184 | ||
| 082 | _a621.395 PAL-V | ||
| 100 | _aPalnitkar, Samir | ||
| 245 | _aVerilog HDL | ||
| 250 | _a2nd | ||
| 260 |
_aNoida _bPearson |
||
| 300 | _a490p. | ||
| 650 |
_vHierarchical Modeling Concepts _xBasic Concepts _yModules and Ports |
||
| 700 | _aPrabhu Goel | ||
| 760 | _b2nd | ||
| 942 | _cBK | ||
| 942 |
_e2nd _h621.395 PAL-V _iPAL-V _kPAL _mV |
||
| 999 |
_c12522 _d12522 |
||