Normal view MARC view ISBD view

Digital Logic Design using Verilog, State Machines and Synthesis for FPGAs

LEE (Sunggn)

Digital Logic Design using Verilog, State Machines and Synthesis for FPGAs - NEW YORK Australia Cenage

Dewey Class. No.: 621.392 / LEE